返回列表 发布新帖

netgear readynas 日前停产全线nas产品,取而代之以全新产品线

5068 3
发表于 2013-3-20 23:25:23 | 查看全部 阅读模式

来吧兄弟,一起玩一起讨论!

您需要 登录 才可以下载或查看,没有账号?注册

×

更多精彩内容需要登录后查看

立即登录

评论3

georgefan101楼主 发表于 2013-3-21 12:16:07 | 查看全部
本帖最后由 georgefan101 于 2013-3-21 12:17 编辑

marvell 370 cpu特性:

The Marvell® ARMADA™ 370 is a highly integrated and high-performance ARM V7-based system-on-chip (SoC) suited for a variety of home and enterprise applications. With its on-chip floating point engine, 256K L2 cache, and multiple I/O peripherals, the ARMADA 370 provides new levels of performance, integration, and efficiency, while enabling a simple system design. The ARMADA 370 is suited for a wide range of applications, including SmartHub for Home, networked attached storage (NAS) devices, media servers, and wireless access points, as well as networking and education applications.

The SoCs integrate:
• High-performance, dual-issue, and out-of-order ARMv7 CPU with Floating Point Unit (FPU) operating up
to 1.2 GHz (3000 DMIPS)
• Single/double precision FPU (VFP3-16) IEEE 754 compliant
• 32KB-instruction 4-way and 32KB-data 8-way, set-associative L1 cache
• 256KB unified 4-way, set-associative L2 cache/SRAM
• 16-bit DDR3/L-1333 memory interface
• Two Ethernet networking MACs controllers
• Four SERDES lanes with versatile muxing options for SGMII, PCIe2.0, and SATA2.0
• Two x1 PCI Express 2.0 interfaces
• Two SATA Gen2.0 ports
• Two USB 2.0 host/device ports with integrated PHY
• Network security engine with various encryption algorithm support
• Two TDM channels
• SDIO/MMC, NAND flash, two SPI, two TWSI, Device Bus, I2S/SPDIF and two UART interfaces
• Two DMA/XOR engines with two independent channels per each engine
• RTC and thermal sensor
• 286-pin HSBGA 19 x 19 mm, 1 mm ball pitch, green-compliant package


    The innovative Coherency Fabric architecture provides a coherent interconnect between the CPU and the I/Os. The bus efficiency also enables a high-frequency, high-bandwidth, and low-latency access time throughout the CPU memory subsystem.
    The on-chip Mbus architecture, a Marvell proprietary crossbar interconnect for non-blocking any-to-any connectivity, enables concurrent transactions among multiple units. This design results in high system throughput, enabling system designers to create high-performance products.
回复 点赞

使用道具 举报

NAS代理商 发表于 2013-11-5 17:27:57 | 查看全部
我来顶一下.......
回复 点赞

使用道具 举报

wangwei19831210 发表于 2014-1-19 18:42:33 | 查看全部
感谢各位大侠,刚好正想了解这些。
回复 点赞

使用道具 举报

回复

您需要登录后才可以回帖 登录 | 注册

本版积分规则

投诉/建议联系

support@gebi1.cn

未经授权禁止转载,复制和建立镜像,
如有违反,追究法律责任
  • 关注公众号
  • 添加微信客服
Copyright © 2001-2025 隔壁网 版权所有 All Rights Reserved. 粤ICP备14056481号-1
关灯 在本版发帖
扫一扫添加微信客服
返回顶部
快速回复 返回顶部 返回列表